This paper proposes a simplified four-level (S4L) inverter based dynamic voltage restorer (DVR). In the proposed configuration, the dual buck stage can output full, two thirds, and one third of dc link voltage. Including the zero voltage provided by the two-level inverter, the output of the proposed inverter can be four levels. With the same switching frequency, the S4L inverter based DVR achieves better performance than the existing two-level and three-level inverters based DVRs. Moreover, compared with the existing four-level inverter based DVRs, it requires less active switches/diodes and only requires a single DC power source. The experimental results are provided for the validation of the proposed system.
I. INTRODUCTION
In modern power systems, more and more critical loads are integrated. The critical loads can be chip manufacturing factory, programmable logic controllers, computer numerical control equipment, etc. These types of loads are sensitive to the power quality (PQ) of the supply voltage [1] , [2] . Voltage fluctuations may lead to shut down and even irreversible damage of the critical loads [1] , [2] . Thus, it is essential to maintain a rated voltage for the safe operation of the system [3] .
Among all the voltage conditioners, the dynamic voltage restorer (DVR) is one of the most comprehensive solutions for voltage PQ problems [4] , [5] . Fig. 1 shows the basic topology of the single-phase DVR. A typical DVR consists of a two-level inverter, a series capacitor, an inductor, and a dc source. The DVR is able to maintain the load voltage at the rated sinusoidal waveform by injecting a voltage of a specific phase angle and magnitude into the distribution line [4] , [5] . From the literatures, it is noted that a DVR can provide other benefits in addition to its basic function.
The associate editor coordinating the review of this manuscript and approving it for publication was Madhav Manjrekar. For example, in the pre-sag operation [6] - [8] , the DVR can restore the exact amplitude and phase of the load voltage when the sag and phase jump happens in the source voltage. The magnitude of the injected voltage of the pre-sag method is higher than that of the in-phase method. The DVR can inject the minimum amplitude of the compensation voltage by using the in-phase method [9] - [13] . In the self-supported mode [14] - [17] , the DVR does not require external energy storage by utilizing the capacitor connected at the dc link of the VSI. However, the energy stored in the capacitor is limited. In the energy optimized strategy [18] , [19] , the energy handled by the DVR can be optimized. Using reduced active VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ TABLE 1. Comparison of performance and required components of the two-level, three-level and four-level inverters in DVRs. power injection, the energy optimized strategy maintains balanced load voltages under unbalanced large voltage sags. In [20] , a two-degree freedom control strategy is proposed to reduce the number of measured variables. In this way, the conventional current loop can be avoided in the control scheme of the DVR. In [21] , a dual-function DVR is utilized to operate under normal voltage compensation mode and short-circuit fault current-limiting mode. In [22] , an openend winding transformer is used in a DVR to connect two conventional two-level inverters in series for harmonic reduction in the system. In [23] , the elliptical restoration based compensation scheme is adopted in the DVR to provide a smooth changeover of the displacement angle during the transient status of the system. In [24] - [26] , direct converters are applied in the DVRs, so that the DC link is no longer required in the DVRs. The elimination of the DC link reduces the cost and volume of DVRs. From the literature, it is noted that the conventional two-level inverter based DVR requires high switching frequency of the power converter to obtain a low total harmonic distortion (THD) of the load voltage. Unfortunately, the high switching frequency increases the switching losses and the controller computational burden.
To avoid the aforementioned problems, the use of multilevel inverters is a suitable approach, since multilevel inverters can provide low THD while their switches operate at a relatively low switching frequency. The commonly used multilevel inverters in DVR applications are the threelevel neutral point clamped (3L-NPC) inverter [27] , and the H-bridge cascaded inverters [28] , [29] . The topology of the 3L-NPC inverter based single-phase DVR is illustrated in Fig. 2 [27] . Compared with the conventional DVR, the 3L-NPC inverter based DVR requires eight active switches and additional four clamping diodes. Fig. 3 shows the topol- ogy of the three-level cascaded H-bridge (CHB) inverter based single-phase DVR [28] . In this topology, the outputs of two H-bridge inverters are connected in series. Only eight active switches are required in the cascaded topology. Similarly, in the four-level CHB inverter based single-phase DVR [29] , the outputs of three H-bridge inverters are connected in series, thus, twelve active switches are required. It has to be mentioned that in [29] the authors have demonstrated that if the injected voltage is in quadrature with the current, the sag compensation can be carried out with the aid of reactive power only. Thus, the DC link can be supported by the capacitors only. However, the amount of sag should be within a certain limit. If the amount of sag is larger than the limit, the sag correction with reactive power only is not possible. It means that the capacitor supported DVR has limited operating range. In this paper, the DVR with full operating range is investigated. Thus, the DVR will inject both active and reactive power into the system. The DC link of the inverter in the DVR has to be supported by DC power sources. Correspondingly, the two-level inverter and 3L-NPC inverter based DVRs need only one DC power source. In multilevel CHB inverter based DVR, each H-bridge should be fed by an individual DC power source. The required number of DC power sources in the different topologies is summarized in Table 1 . Table 1 also shows the required number of active switches and diodes, as well as the THD performance. From Table 1 , it is noted that the two-level inverter based DVR suffers from the high THD of the load voltage. The aforementioned two commonly used multilevel inverter based DVRs are not cost-effective solutions for voltage PQ problems compensation. The reason is that the 3L-NPC inverter needs additional diodes, while the multilevel CHB inverter needs multiple DC power sources.
In order to provide a cost-effective solution, a simplified four-level (S4L) inverter in the DVR application as shown in Fig. 4 is proposed. The proposed S4L inverter is based on a three-level simplified NPC inverter [30] , [31] , which comprises a dual buck converter and a conventional two-level inverter. This new S4L inverter does not require additional components compared with the three-level inverters. It is also noted the proposed S4L inverter based DVR only requires a single DC power source compared with the multilevel CHB inverter based DVR. Thus, the proposed S4L inverter based DVR is more cost-effective. Moreover, the proposed S4L inverter based DVR can provide four level voltages at the output of the inverter, which significantly helps to mitigate the harmonic problem in the system. Specifically, the upper arm capacitor shares two thirds of the DC link voltage. The lower arm capacitor shares one third of the DC link voltage. Thus, the dual buck converter can output full, two thirds, and one third of DC link voltages. Taking into account the zero voltage generated by the two-level inverter, the proposed inverter can output four voltage levels for the DVR and, therefore, it provides less harmonics in the load voltage compared with the conventional three-level inverter based DVRs.
In order to provide the four-level inverter based DVR with fast dynamic, a model predictive control (MPC) method is applied in this paper. The MPC is able to offer smooth transient performance and fast dynamics response [32] - [39] .
The main contributions of this paper are summarized as follows:
1) The proposed S4L inverter based DVR does not require additional diodes and only requires a single DC power source compared with the commonly used multilevel inverter based DVRs. It is a more cost-effective solution for load voltage compensation. 2) Compared with the commonly used three-level inverter based DVR, the proposed S4L inverter based DVR can output four level voltages without adding additional components. Thus, the harmonics in the load voltage can be further mitigated. The rest of this paper is arranged as follows. The detailed topology and discrete-time model of the four-level inverter based DVR are presented in Section II. Using the derived discrete-time model, the MPC based controller is designed in Section III. Section IV shows the experimental results of the laboratorial prototype. Section V concludes this paper.
II. TOPOLOGY OF FOUR-LEVEL INVERTER BASED DVR A. SYSTEM CONFIGURATION
As presented in Fig. 4 , the S4L inverter based single-phase DVR consists of a conventional two-level inverter (S1, S2, S3 and S4), a dual buck converter (S5, S6, S7 and S8), a DC power source (V dc ), a inductor (L f ), a series capacitor (C f ), and two DC-link capacitors (C dc1 andC dc2 ). C dc1 and C dc2 will share 2/3 and 1/3 of V dc , respectively. In Fig. 4 , i L and i f are the load current, and inductor current, respectively.v f , v S and v L are the series compensation voltage, source voltage and load voltage, respectively. v p and v n represent the upper and lower arm voltages.
As mentioned previously, the dual buck converter is responsible for generating three voltage levels (+V dc , +2V dc /3, +V dc /3) from the available dc source V dc . These voltage levels are obtained from the switching combinations of S5, S6, S7 and S8 tabulated in Table 2 . Considering the zero voltage generated by the two-level inverter, the output voltage v inv of the proposed inverter can take four levels (+V dc , +2V dc /3, +V dc /3, 0). Symmetrically, the negative part of v inv can also provide four levels (−V dc , −2V dc /3, 
B. DISCRETE-TIME MODEL
The equivalent circuit of the system is illustrated in Fig. 5 . The output voltage of the full-bridge inverter is derived as v inv = uV dc (1) where u is the switching variable, which can take the values
In Fig. 5 , the following equations describe the dynamics of the S4L inverter based single-phase DVR.
Discretization of (2), (3) and (4) is realized by utilizing the forward-Euler method as
where T S is the sampling time. Due to a small value of T S , the values of the sensed signals i L and v S are treated as constant in two subsequent sampling instants. Consequently:
Equation (7) can be rewritten as follows:
The discrete-time state-space model of the four-level inverter based single-phase DVR is derived as where
T represents the state variable vector; and u(k) represents the switching variables, i.e., the control input of MPC. y(k) = v L (k) is the system output.
Then the system output can be regulated to track the reference signal. In this work, it is the load voltage reference.
III. MPC BASED CONTROLLER DESIGN
The MPC method is utilized to control the S4L inverter based single-phase DVR, due to the superior performance in the control of power electronic devices [30] - [37] .
A. REFERENCE GENERATION FOR LOAD VOLTAGE
In Fig. 6 , it can be observed that a phase-locked loop (PLL) is used to generate the synchronization angle ωt from v S . The reference of v L is calculated by using the reference load voltage root-mean-square (RMS) value, v * L,rms , in the following. 
B. MINIMIZATION COST FUNCTION OF MPC
In order to obtain the minimum error between the reference and predicted load voltages, a cost function is defined, in which N p and N c are prediction horizon and control horizon, respectively. The MPC will apply N c number of control variables (u(k), u(k+1), . . . , u(k+N c −1)) to predict N p number of future output variables (y(k + 1), y(k + 2), . . . , y(k + N p )). The cost function J is defined as
where
Based on the seven possible control actions (1, 2/3, 1/3, 0, −1/3, −2/3, −1) of u given in (1), all possible control actions of U are (U 1 , U 2 , · · · , U N ), where N = 7 N C . The future output (Y 1 , Y 2 , · · · , Y N ) is computed utilizing (15) and U . Then, (Y 1 , Y 2 , · · · , Y N ) and R are substituted into (14) to obtain the values of objective function (J 1 , J 2 , · · · , J N ). The minimal value J min can be found. Then, J min corresponds to the optimal control action U op at the minimum error. The present control action is the first control action of U op , i.e., u op (k). The aforementioned procedure has been summarized in Fig. 6 .
C. DC VOLTAGE REGULATION
In order to ensure the voltage balancing between the two DC capacitors, the carrier based PWM method is a commonly utilized approach [40]- [42] . In this paper, the magnitude of v p is twice of that of v n . To maintain v p and v n at 2V dc /3 and V dc /3, respectively, a DC voltage regulation algorithm is used in the controller. The error between v p and v n is defined as
A threshold δ is defined so that, should be within the range of [V dc /3 − δ, V dc /3 + δ]. If > V dc /3 + δ, it means v p is higher than its upper boundary and v n is lower than its lower boundary. The voltages can be balanced by actively charging v n or discharging v p . If < V dc /3 − δ, it means v p is lower than its lower boundary and v n is higher than its higher boundary. The voltages can be balanced by charging v p or discharging v n . If ∈ [V dc /3 − δ, V dc /3 + δ], the switching combinations just follow the calculated u op (k). When u op (k) = 0, the output voltage of the four-level inverter is zero. The DC voltage regulation algorithm is summarized in Table 3 .
Based on the DC voltage regulation algorithm, the corresponding switching combinations are listed in Table 4 . (S1, S2), (S3, S4), (S5, S7) and (S6, S8) are complementary pairs.
D. SUMMARY OF MPC ALGORITHM
The MPC algorithm utilized in this paper is summarized as follows: and determine the optimal control action based on the load voltage reference and the predicted future output.
5)
Step 5: Based on the DC link voltages and the inductor current, determine the switching actions using the DC voltage regulation algorithm in Table 3 and the switching combinations in Table 4 . 
IV. SIMULATION RESULTS
In order to verify the proposed S4L inverter based DVR, the simulation study is conducted based on the MATLAB/SIMULINK platform. The system parameters are summarized in Table 5 . The rated voltage magnitude in this system is 110 V. The DVR is operating under the nonlinear load condition. A RLC load is connected via a diode bridge rectifier to form the nonlinear load as illustrated in Fig. 7 . The source is operated under a 60% deep sag condition. The simulation results of the two-level inverter, threelevel inverter and S4L inverter based DVRs are illustrated in Figs. 8-10 , respectively. THD values of the load voltage are analyzed in Fig. 11 and summarized in Table 6 . It is noted the three types of DVRs can restore v L to the rated magnitude. However, compared with the two-level inverter and three-level inverter DVRs, the S4L inverter based DVR provides voltages v L with less distortion. The THD of v L in the S4L inverter based DVR is 4.15%, which are lower than those in the other two DVRs. It is obvious that with reduced number of components, the proposed S4L inverter based DVR can further reduce the THDs in the system. In Fig. 10 , the reference points of v p and v n are 113 V and 57 V, respectively. It is noted that v p and v n are maintained within the predefined threshold. In Fig. 10 , it can be observed that v inv has four voltage levels in the proposed DVR. The normalized values respected to V dc are 1, 2/3, 1/3 and 0, respectively. The symmetrical negative parts are −1, −2/3, −1/3 and 0. 
V. EXPERIMENTAL RESULTS
A laboratory prototype of the four-level inverter based DVR has been built to verify the system performance as shown in Fig. 12 . The parameters of the system are the same with those in the simulation study as shown in Table 5 . In the experimental study, the sampling time is reduced to 50 µs. The AC voltage supply is programmed to provide a Figs. 13-15 show the experimental results of the conventional two-level inverter, the three-level inverter and the proposed S4L inverter based DVRs under T s = 50 µs, respectively. The THD values of the load voltage in the experiment are analyzed in Fig. 16 and summarized in Table 7 . In Figs. 13-15 , it can be observed that the aforementioned three DVRs can restore the load voltage to the rated magnitude under the deep sag condition. In Fig. 13(c) , it is noted the inverter output voltage is (1, 0, −1) for the two-level inverter. In Fig. 14(b) , for the three-level inverter based DVR the reference points of v p and v n are 85 V, respectively. v p and v n are maintained at the reference values. In Fig. 14(d) , the inverter output voltage is (1, 1/2, 0, −1/2, −1) for the three-level inverter. In Fig. 15(b) , the reference points of v p and v n are 113 V and 57 V , respectively. v p and v n are maintained within the predefined threshold. In Fig. 15(d) , the output voltage (1, 2/3, 1/3, 0, −1/3, −2/3, −1) can also be observed in the proposed S4L inverter. Compared with the conventional DVRs, THD of v L in the S4L inverter based DVR is the lowest, which is 1.23%.
It has to be mentioned that the proposed S4L inverter based DVR requires less components compared with the NPC and CHB three-level inverters based DVRs as compared in Table 1 . From the simulation and experimental results, it is noted that the proposed S4L inverter based DVR can provide a better performance compared with the three-level inverter based DVR in terms of the THD value of the load voltage.
VI. DISCUSSION
The conventional two-level inverter, three-level inverter and proposed S4L inverter based DVRs are compared in this paper. From the simulation and experimental results, it is noted that the load voltage contains more harmonics in the two-level inverter based DVR system. The reason is that the two-level inverter can only provide zero and full DC voltages. In the three-level inverter based DVR system, the load voltage harmonics are reduced, as the three-level inverter outputs zero, full and half DC voltages. Compared with the two-level inverter, the three-level inverter can better mimic a sinusoidal voltage waveform. Thus, in the proposed S4L inverter based DVR system, the S4L inverter outputs zero, full, two thirds and one third of DC voltages. This is why the load voltage harmonics in the S4L inverter based DVR system are the lowest.
VII. CONCLUSION
This paper has proposed a S4L inverter based single-phase DVR that obtains better performance compared to those of the conventional two-level inverter and three-level inverter based DVRs. The discrete-time model of the DVR has been derived using the equivalent circuit of the system. By applying the discrete-time model, a MPC based method has been used to control the DVR. Furthermore, a voltage regulation algorithm is utilized to keep the upper and lower arm DC voltages at the desired values. The S4L inverter based DVR can generate high quality voltages with reduced THD values. As the S4L inverter based DVR can reduce the number of components compared with the existing multilevel inverters based DVRs, it is a more cost-effective voltage compensation device. 
